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In this work, we introduce a new circuit optimization technique to reduce the number of T gates
in Clifford+T circuits by treating T gates conjugated by Clifford gates as pi
4
-rotations around Pauli
operators. The tested benchmarks shows up to 71.43% and an average 42.67% reduction in T-count,
both surpass the best performance reported. The worst case complexity of our algorithm is O(nk2)
where n is the number of qubits and k is the number of T gates in the original Clifford+T circuit.
PACS numbers: 03.65.Ud
I. INTRODUCTION
Much effort has been devoted to build the world’s first meaningful quantum computer, which can deliver the abil-
ity to help scientists/engineers to develop new materials from drugs to battery, and to solve optimization problems
from finance to logistics. In the past several years, prototypes of early-stage quantum computers are demonstrated
by universities and tech companies. To understand the ability of these noisy intermediate-scale quantum (NISQ) de-
vices and the capability of future practical quantum computers, it is essential to develop efficient implementations
of quantum algorithms, which are typically expressed in terms of quantum circuits. Quantum compilation, or more
specifically, circuit optimization plays an important role in both regimes.
There are many factors to take into consideration when executing quantum circuits on NISQ devices. Just like in
classical computer science, efficiencymeasures the execution time necessary for an algorithm to finish its job. Limited
connectivity of existing quantum hardwares have a significant impact on the cost of quantum algorithms. This raise
a related problem called qubit allocation or quantum scheduling[1, 2]. Furthermore, there may be significant variation
in the error rate of qubits and links, or system reliability in general, on existing hardwares[3]. Such variation makes
implementing a given circuit on NISQ hardwares to achieve better performance even more complicated.
Among all the above-mentioned factors, execution time of a circuit is crucial since it will not only affect the per-
formance but also decide if a circuit is realizable on hardware. Quantum states are very fragile due to decoherence
which will limit the size of quantum circuits that can be executed on hardware. As a demonstration, various circuit
optimization passes are implemented and tested in a recent paper[4], a measurable performance change of NISQ
devices has been observed.
Building NISQ devices will not be our eventual goal. We expect to be able to protect quantum systems from
various types of noises and scale up quantum devices using quantum error correction techniques. In the regime of
fault tolerant quantum computing, one promising approach is to decompose logic operations on a surface code into
Clifford+T circuits[5]. If we take the number of physical qubits involved (space cost) and protocol implementation
time (time cost) into consideration, then T gate will be much more expensive than Clifford gates. For example, in
a distance-d surface code, the space-time cost of a logical T gate is of order O(d3) when employing Bravyi-Haah
codes[6–8]. Although the cost of Clifford gates is of same order, the constant pre-factor is less by several orders of
magnitude.
Various Clifford+T circuit optimization schemes have been proposed in literature[9–12]. [9] computes the T-count
exactly by meet-in-the-middle brute force search, which guarantees optimality, but does not go very far. Namely, it
works for two qubits with m = 12, or three qubits with m = 6. It also introduces the notation of R(±P ), which is
convenient for our approach. Tpar [10] primarily optimizes T-depth by resynthesizing the T gates in each CNOT+T
section, but it also improves T-count by cancelling pairs of T gates that are moved to the same place. It deals
with Hadamard gate H by synthesizing all T gates that “will not be computable” before synthesizing the H , which
is not quite optimal because some of those T gates may become “computable” again after the next H gate. RM
[11] further optimizes CNOT+T sections by showing that optimizing T-count in such circuits is equivalent to the
minimum distance decoding problem of a certain Reed-Muller code. Although the decoding problem itself is hard,
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2by using existing Reed-Muller decoders, RM is able to achieve an improved T-count on many benchmark circuits.
The handling of H gates is still the same as Tpar. TOpt [12] uses the idea of gadgetization to deal with H gates:
Hadamard gates are eliminated from the first part of the circuit using an ancilla beginning in the |+〉 state, which is
later measured and classically controls a Clifford gate (which may not be a Pauli, so the quantum controlled version
may not be a Clifford). It also uses a new heuristic method on the resulting CNOT+T circuit to reduce T-count in
polynomial time.
In this paper, we adapt the R(±P ) notation used in [9] to regard any Clifford+T circuit as a series of π/4 rotations,
then cancel pairs of T gates with the help of certain commutation relations. Compared to Tpar [10], our method
handles all Clifford gates in a unified way instead of having to consider H as a special case. This allows our method
to achieve a strictly higher T-count reduction.
The tested benchmarks shows up to 71.43% and an average 42.67% reduction in T-count, both surpassing the best
performance reported. It is worth mentioning that unlike other T-count optimizers which usually cause more than
100% increase in CNOT-count, our optimization procedure will not increase CNOT-count while reducing T-count.
Furthermore, one may apply our optimization procedure to those optimized circuits generated from other circuit
optimization tools no matter it optimizes CNOT-count or T-count, to get an even smaller T-count without affecting
other performance parameters (CNOT-count).
The detailed benchmarking result can be found in Sec VI.
II. PRELIMINARIES
In this section we establish some necessary notations needed for presenting our work. Throughout this paper, we
use U to denote a unitary gate and use U to denote the matrix corresponds to U.
The Pauli operators on a single qubit are I =
(
1 0
0 1
)
, X =
(
0 1
1 0
)
, Y =
(
0 −i
i 0
)
, Z =
(
1 0
0 −1
)
. The
set of Pauli operators on n qubits is defined as Pn = {σ1 ⊗ · · · ⊗ σn|σi ∈ {I,X, Y, Z}}, and |Pn| = 4
n. We use
subscripts to indicate qubits on which an operator acts. For example, in a 3-qubit system, X1Z2 = X1 × Z2 =
(X ⊗ I ⊗ I)× (I ⊗ Z ⊗ I) = X ⊗ Z ⊗ I .
The single-qubit Clifford group is generated by the Hadamard gate H and phase gate S where H = 1√
2
(
1 1
1 −1
)
,
S =
(
1 0
0 i
)
. Multi-qubit Clifford group is generated by these two gates along with the CNOT gate (|0〉〈0| ⊗ I +
|1〉〈1| ⊗X), acting on any, 1 or 2, of those n qubits.
It is worth mentioning that the Clifford+T universal set attracts a lot of attention and has been widely studied in
literature[13, 14]. “Universal” here means anymulti-qubit unitary gate can be implemented to any given accuracy by
using a sequence of gates from Clifford+T set. The number of T gates appear in this sequence is defined as T-count
of that Clifford+T circuit representation. Similarly, we can define CNOT-count.
Some T gates on distinct qubits may be performed simultaneously; we will say these T gates are in the same T-
cycle. For a given Clifford+T representation, we may have different ways to group these T gates into T-cycles. The
minimum number of T-cycles is defined as T-depth of that representation.
A fundamental problem arise: Given a quantum algorithm represented as a unitary gate, what is the most
hardware-efficient way to implement it? As we explained in the introduction, much effort have been devoted to
understand the hardware efficiency. The choice of cost function may depend on the architecture of the hardware.
Let’s assume a unitary U has an exact representation over the Clifford+T gate set. Thus there exist Clifford opera-
tors C0, C1, · · · , Ck such that
U = C′0(T
⊗m1)C′1(T
⊗m2) · · ·C′k−1(T
⊗mk)C′k
= C′0(T
⊗m1)C′0
†
(C′0C
′
1)(T
⊗m2)(C′0C
′
1)
† · · · (C′0 · · ·C
′
k−1)(T
⊗mk)(C′0 · · ·C
′
k−1)
†(C′0 · · ·C
′
k−1C
′
k). (1)
By substituting variables, there exist Clifford operators C0 = C
′
0, C1 = C
′
0C
′
1, · · · , Ck = C
′
0C
′
1 · · ·C
′
k such that
U = C0(T
⊗m1)C0†C1(T⊗m2)(C1)† · · · (Ck−1)(T⊗mk)(Ck−1)†(Ck). (2)
EachCi(T1⊗T2⊗· · ·Tmi+1)Ci
† can be further written as CiT1C
†
iCiT2C
†
i · · ·CiTmi+1C
†
i , a sequence of T gates acting
on different qubits conjugated by Clifford operator Ci.
3III. T gates as pi/4 rotations
The T gate can be defined as a π/4 phase rotation around the single-qubit Pauli Z:
T = |0〉〈0|+ eipi/4|1〉〈1| =
1 + eipi/4
2
I +
1− eipi/4
2
Z. (3)
The key insight is that, when the T gate acting on the i-th qubit is conjugated by any multi-qubit Clifford C, it
remains a π/4 phase rotation around a multi-qubit Pauli:
CTiC
† =
1 + eipi/4
2
I +
1− eipi/4
2
CZiC
† = R(CZiC†) (4)
where we borrow the following notation from [9]:
R(P ) =
1 + eipi/4
2
I +
1− eipi/4
2
P, P ∈ ±Pn. (5)
By the definition of the Clifford group, CZiC
† ∈ ±P∗n, where P
∗
n = Pn\{I}. Also notice that
R(I) = I, R(−I) = eipi/4I. (6)
While those are not π/4 rotations, they are both the identity up to a phase, and we choose to allow them because
they may be convenient in some circuit transformations.
Another way of understanding R(P ) is that the set {R(P )} is invariant under commutation with any Clifford C:
CR(P ) = CR(P )C†C = R(CPC†)C. (7)
By applying (7) to shift all Clifford gates to the back, any Clifford+T circuit can be represented as a series of π/4
rotations followed by a Clifford (up to a global phase):
U = eiφ

 m∏
j=1
R(Pj)

C0 (8)
where Pj ∈ ±P
∗
n, C0 ∈ Cn, and m is the number of T gates in the circuit. This same form is also presented in [9],
except that here we allow negative Paulis as Pj (because they are sometimes convenient), and we do not assume that
m is the minimum T-count (because computing the minimum is likely to be a computationally hard problem).
IV. A SIMPLE ALGORITHM FOR OPTIMIZING THE T -COUNT
Once we have written a Clifford+ T circuit in the form of (20), there are several transformations we can apply to
simplify it. The most obvious ones are:
R(P )R(−P ) = I, R(P )R(P ) = R(P )2 =
1 + i
2
(1− iP ) ∈ Cn, (9)
i.e. two opposite π/4 rotations will cancel each other, and two identical π/4 rotations can be combined into a pi2
rotation, which is a Clifford (namely, it is CS1C
†, for any Clifford C such that CZ1C† = P ) and can be shifted to the
back with (7). Applying either transformation will reduce the T-count of the circuit by 2.
Of course, it is rare for a Clifford + T circuit to have two π/4 rotations around the same Pauli directly adjacent
to each other. However, it is not rare for two adjacent π/4 rotations to commute with each other. For example, if a
group of T gates can be executed in parallel, then their corresponding π/4 rotations all commute pairwise. In the
R(P ) representation, it is easy to determine which rotations commute:
[R(P ), R(Q)] = 0 ⇐⇒ [P,Q] = 0. (10)
As it turns out, when we take (10) into account, there are many more opportunities to apply (9). Specifically, in the
4CNOT+T circuits studied in [10], all the “rotation axis” Paulis are either I or Z on every single qubit; hence, as [10]
shows, they all commute with each other.
By studying the Clifford + T circuit as a whole, however, we can find more commuting π/4 rotations than [10].
For example, in the Mod 54 circuit, there are several appearances of (I⊗H)CNOT (I⊗H), which is really a CZ gate
in disguise. It is possible to rewrite the CZ gate as a CNOT + S circuit:
CZ = (S ⊗ S)CNOT (I ⊗ S†)CNOT. (11)
If we apply this transformation before feeding the circuit to the algorithm of [10], then it correctly recognizes that
there is a CNOT + T section of the circuit encompassing all the T gates, and optimizes the T-count down to 8, as
opposed to 16 when this transformation is not applied.
Below, we describe our algorithm that applies (9) and (10) to reduce the T-count. We note that our algorithm does
not explicitly use any transformation like (11); instead, because it first transforms the circuit into the form of (20),
it treats all equivalent Clifford circuits in the same way, ensuring that the representation of the CZ circuit does not
affect the result.
1. Let U0 be an empty circuit, and U1 be the input circuit transformed into the form of (20), with the phase factor
eiφ removed.
• Over the course of the algorithm, both U0 and U1 will be kept in the form of (20):
U0 =

∏
j
R(P0,j)

C0, U1 =

∏
j
R(P1,j)

C1. (12)
• U0U1 should be a loop invariant.
2. While the R(P ) product part of U1 is not empty:
(a) Remove the leftmost factor R(P ) from U1, and insert R(C0PC
†
0) to the left of C0 in U0.
(b) Scan through each other factor R(Q) in U0, stopping when any of the following is true:
• Q = ±C0PC
†
0 .
• [Q,C0PC
†
0 ] 6= 0. (Equivalently, {Q,C0PC
†
0} = 0.)
• Every other factor R(Q) in U0 is exhausted.
(c) If we found some R(Q) such that Q = ±C0PC
†
0 :
• If Q = −C0PC
†
0 , simply remove R(Q) and R(C0PC
†
0) from U0.
• If Q = +C0PC
†
0 , then remove R(Q) and R(C0PC
†
0) from U0, and let C0 ← R(Q)
2C0.
3. Let C0 ← C0C1, and C1 ← I .
4. Transform U0 back into a Clifford+ T circuit, and return it as the optimized circuit.
The bottleneck of this algorithm is step 2(b); in the worst case, for each R(P ) factor in the input circuit, we need
to scan through every R(Q) factor in U0, checking equality and commutativity each time. Therefore the worst case
complexity is O(k2n), where n is the number of qubits and k is the number of T gates in the original circuit.
V. THE STRUCTURE OF pi/4 ROTATIONS AS A DAG AND APPLICATION TO T -DEPTHOPTIMIZATION
Aswe have seen, the commutation relation (10) proves quite useful inmanipulating Clifford+T circuits. Although
it does not decrease the T-count on its own, it enables other rules like (9) to be applied. Furthermore, reordering T
gates may be interesting for its own sake if we consider other goals of circuit optimization, such as minimizing the
T-depth.
Since (10) just swaps adjacent π/4 rotations, applying (10) repeatedly is equivalent to applying some permutation
to all the π/4 rotations in a circuit. However, it may not be immediately obvious which permutations are permissible.
Fortunately, there is a simple description for the set of permissible permutations if we regard the structure of π/4
rotations as a directed acyclic graph (DAG).
5Definition 1. The T-graph of a circuit U in the form of
U = eiφ

 m∏
j=1
R(Pj)

C0 (13)
is defined as GT (U) = (V,E), where V = {vj} for j = 1, · · · ,m, and
E = {(vi, vj) | [Pi, Pj ] 6= 0 ∧ i < j}, (14)
i.e. GT (U) has a vertex for each π/4 rotation in U , and an edge for each pair of π/4 rotations whose Pauli anti-commute with
each other, with the direction of the edge determined on the order in which the two rotations appear in the original circuit.
The T-graph GT (U) of a circuit is always a DAG, since the order v1, · · · , vm is a topological ordering of GT (U). In
fact, we have the following stronger result:
Theorem 1. By applying only (10), a circuit in the form of (13) can be transformed into
eiφ

 m∏
j=1
R(Ppj )

C0 (15)
If and only if vp1 , · · · , vpm is a topological ordering of GT (U).
Proof. First, suppose that repeated applications of (10) can indeed transform (13) into (15). Let e = (vpi , vpj ) be any
one edge of GT (U). By the definition of GT (U), in the original circuit (13):
• R(Ppi) appears before R(Ppj );
• [Ppi , Ppj ] 6= 0.
The latter condition means that application of (10) cannot change the relative order of R(Ppi) and R(Ppj ), so in (15),
R(Ppi) still appears before R(Ppj ), i.e. i < j. Since this argument is valid for every edge e = (vpi , vpj ) of GT (U), it
follows that vp1 , · · · , vpm is a topological ordering of GT (U).
Conversely, suppose that vp1 , · · · , vpm is indeed a topological ordering of GT (U). Then (13) can be transformed
into (15) by doing a bubble sort on the π/4 rotations until they match the order R(Pp1), · · · , R(Ppm). At each time
step, such a bubble sort will only swap two adjacent rotations, R(Ppj ) and R(Ppi), if both of the following are true:
• pj < pi (so in (13) R(Ppj ) comes before R(Ppi));
• i < j (so in (15) R(Ppi) comes before R(Ppj )).
The first condition guarantees that (vpi , vpj ) is not an edge of GT (U), and the second condition, together with the
assumption that vp1 , · · · , vpm is a topological ordering, guarantees that (vpj , vpi) is not an edge of GT (U) either.
Therefore [Ppi , Ppj ] = 0, and (10) can indeed be applied to make the swap.
We note that the “only if” direction of Theorem 1 allows only applications of (10). For example, Both
R(Z)R(−Z)R(X)R(−X) and R(Z)R(X)R(−X)R(−Z) evaluates to I by (9), so they are indeed equivalent, but that
is not covered by Theorem 1.
We have alluded to the relation between the representation (20) and T-depth of a circuit when wementioned that T
gates that can be applied in parallel always translate to commuting π/4 rotations. Unfortunately, the strong converse
is not always true — a group of pairwise commuting π/4 rotations cannot always be translated into a group of T
gates applied in parallel. Instead, we need an extra condition:
Theorem 2. A group of π/4 rotations,
∏m
j=1R(Pj), can be translated into a Clifford + T circuit of T-depth 1 (i.e. one where
all the T gates can be applied in parallel) if both of the following are true:
• All Pj commute with each other;
• There does not exist a non-empty subset S of {1, · · · ,m} such that
∏
j∈S Pj = ±I .
6Proof. Those two conditions are exactly the conditions under which there exists a CliffordC ∈ Cn such that CPjC
† =
Zj holds for j = 1, · · · ,m. The circuit is then given by
C†
(
T⊗m ⊗ I⊗(n−m)
)
C = C†

 m∏
j=1
R(Zj)

C =
m∏
j=1
R(C†ZjC) =
m∏
j=1
R(Pj). (16)
Notice that translating a T-depth 1 circuit back into π/4 rotations with (7) will indeed result in a circuit in the form
of (20) satisfying the conditions of Theorem 2. However, as written, the converse of Theorem 2 is not true, because a
circuit that initially does not satisfy those conditions may be simplified or otherwise transformed to satisfy them.
As [10] points out, when the goal is to minimize T-depth, additional ancilla qubits initialized in the |0〉 state may
be useful. However, they are also tricky: when using ancilla qubits to implement a unitary, they must return to a
constant state at the end of the circuit, or otherwise the output state may be entangled with the ancilla instead of
being a pure state.
A obvious way to satisfy this condition is to ensure that, when the circuit is transformed into the form of (20), all
the ancilla qubits stay in the state |0〉 throughout the circuit. It turns out that this is more or less what [10] does, too.
Lemma 1. Let P = P0 ⊗Q, where P ∈ Pn+t, P0 ∈ Pn, and Q ∈ Pt. Then the following statements are equivalent:
1. ∀|ψ〉 ∃|ϕ〉 R(P )(|ψ〉 ⊗ |0〉⊗t) = |ϕ〉 ⊗ |0〉⊗t;
2. ∃|ψ〉 ∃|ϕ〉 R(P )(|ψ〉 ⊗ |0〉⊗t) = |ϕ〉 ⊗ |0〉⊗t;
3. Q ∈ {I, Z}⊗t;
4. ∀|ψ〉 R(P )(|ψ〉 ⊗ |0〉⊗t) = (R(P0)|ψ〉) ⊗ |0〉⊗t.
Proof. (1)⇒ (2): Obvious.
(2)⇒ (3): The left hand side can be expanded as follows:
R(P )(|ψ〉 ⊗ |0〉⊗t) =
(
1 + eipi/4
2
I +
1− eipi/4
2
P
)
(|ψ〉 ⊗ |0〉⊗t)
=
1 + eipi/4
2
(|ψ〉 ⊗ |0〉⊗t) +
1− eipi/4
2
P (|ψ〉 ⊗ |0〉⊗t)
=
1 + eipi/4
2
(|ψ〉 ⊗ |0〉⊗t) +
1− eipi/4
2
(P0|ψ〉 ⊗Q|0〉
⊗t).
(17)
The last line should be equal to |ϕ〉 ⊗ |0〉⊗t. Equivalently, both of the following must hold:
Q|0〉⊗t = |0〉⊗t, (18)
1 + eipi/4
2
|ψ〉+
1− eipi/4
2
P0|ψ〉 = |ϕ〉. (19)
The desired statement, Q ∈ {I, Z}⊗t, follows from (18).
(3)⇒ (4): Notice that, in (19), the left hand side evaluates to R(P0)|ψ〉. The rest easily follows.
(4)⇒ (1): Obvious.
By repeated application of “(3) ⇒ (4)”, we immediately get an easy way to incorporate ancilla qubits into our
circuits:
Corollary 1. A circuit in the form of (20) implementing the unitary U can always be extended with T ancilla qubits as follows:
U ′ = eiφ

 m∏
j=1
R(Pj ⊗Qj)

 (C0 ⊗ I⊗t) (20)
where Qj ∈ {I, Z}
⊗t. The extension satisfies U ′(|ψ〉 ⊗ |0〉⊗t) = (U |ψ〉)⊗ |0〉⊗t for all |ψ〉.
7Theorem 3. Adding ancilla qubits to a circuit U using Corollary 1 does not change its T-graphGT (U).
Proof. It suffices to show that GT (U) and GT (U
′) have the same set of edges, which is equivalent to showing that
[Pi ⊗ Qi, Pj ⊗ Qj ] = 0 if and only if [Pi, Pj ] = 0. Since Qi, Qj ∈ {I, Z}
⊗t, [Qi, Qj] = 0 always holds, so indeed we
have [Pi ⊗Qi, Pj ⊗Qj] = 0 ⇐⇒ [Pi, Pj ] = 0.
Now we revisit Theorem 2. With the help of ancilla qubits, we can remove the second condition.
Theorem 4. A group of π/4 rotations,
∏m
j=1 R(Pj), can be translated into a Clifford + T circuit of T-depth 1, withm ancilla
qubits, as long as all Pj commute with each other.
Proof. We apply Corollary 1 to extend the group of rotations into
∏m
j=1 R(Pj⊗Qj), whereQj = Zj ∈ {I, Z}
⊗m. Now
the second condition of Theorem 2 is naturally satisfied, and the first condition of Theorem 2 will continue to be
satisfied due to the proof of Theorem 3. Hence an application of Theorem 2 on the extended group of rotations give
the desired result.
For some Clifford+T circuits, the combination of the commutation relation (10) and Theorem 4 is a powerful tool
for optimizing the T-depth (with an unlimited number of ancilla qubits).
Theorem 5. Using only (10) and Theorem 4, the minimum T-depth that can be achieved for a circuit U is exactly equal to the
length of (i.e. the number of vertices on) the longest path in GT (U).
Proof. First, we show that the minimum T-depth cannot be less than the length of the longest path inGT (U). Suppose
the longest path in GT (U) is vj1 , vj2 , · · · , vjk . By the construction of GT (U), we have {Pj1 , Pj2} = {Pj2 , Pj3} = · · · =
{Pjk−1 , Pjk} = 0. When using (10) to swap the rotations, the relative order of R(Pj1), R(Pj2 ), · · · , R(Pjk ) cannot
change; then when using Theorem 4 to group the rotations into layers, each of them must go into a different layer,
since the rotations in the same layer must pairwise commute. Therefore the minimum T-depth that can be achieved
this way is k, the length of the longest path.
Next, we show that a T-depth of k is indeed achievable. To this end, we first sort the vertices ofGT (U) in ascending
order of the length of the longest path ending at each vertex. Since the minimum length of such path is 1, and the
maximum is k, this essentially divides the vertices of GT (U) into k layers. Edges in GT (U) can only go from a layer
to a later layer, not to any prior layer nor to the same layer. Therefore, this sort is a topological ordering, and by
Theorem 1, we can reorder the π/4 rotations in U accordingly. The fact that there does not exist any edge between
vertices in the same layer also means that all rotations corresponding to those vertices commute with each other,
so by applying Theorem 4, we can transform each layer into a T-layer. The end result is a Clifford+ T circuit with
T-depth k.
Again, Theorem 5 restricts the rules of transformation allowed. In particular, cancellation with (9) is not taken
into account. In our experiments, we utilize cancellation by applying the algorithm described in IV before applying
Theorem 5; this is also similar to the approach taken in [10].
VI. BENCHMARKING
In this section, we will benchmark our T-Optimizer software with two leading Clifford+T optimizers, T-par and
TOpt. The specifications of circuit inputs that T-par and TOpt take are slightly different. T-Optimizer takes a circuit
in the .qc format that T-par accepted.
Listing 1: An example : mod5_4.qc
.v b c d e a
.i b c d e
BEGIN
X a
H a
Z b e a
Z d e a
H a
tof e a
H a
Z c d a
8H a
tof d a
H a
Z b c a
H a
tof c a
tof b a
END
A description of the .qc format can be found at https://github.com/aparent/QCViewer. For the sake of readabil-
ity, we briefly explain the basics of .qc file, which indeed serves as textual representation of what the circuit consists
of. In the header, .v defines names of the circuit qubits, .i and .o specify which qubits accept primary inputs
and report primary outputs respectively. In the body, H refers the Hadamard gate and tof refers to the Toffoli gate.
The identifiers following the names refer to the qubits the gate is applies to. For instance, the line H a indicates a
Hadamard gate on the qubit named a. In the case where there is more than one qubit as with the Toffoli gate, the
rightmost one is the target qubit and the rest are the control qubits.
As mentioned in [12], T-count does not account for the full space-time cost of quantum computation. Thus in our
benchmarking result, we present both the CNOT-count and the T-count. The other two leading circuit optimization
softwares, T-par and TOpt often produce the output circuit with increased CNOT-count. We also aware that these two
open source packages are under active development even after they reported their results in [10–12]. For some in-
stances we tested, the output result is actually better than those reported number. Thus we choose to benchmark our
T-Optimizer with these two open source packages rather than the reported results. TOpt has a heuristic subroutine,
so we run each instance 100 times, pick the best pair (CNOT-count, T-count) in the sense of reverse lexicographical
order on the Cartesian product; if it is worse than the report number, then we will run 100more times.
X H Z Z H H Z H H Z H
• • •
• • •
• • •
• • •
FIG. 1: Quantum Circuit describe in mod5_4.qc
VII. SUMMARY AND FUTUREWORK
In this work, we present a new optimization technique to reduce the number of T gates in Clifford+T circuits by
treating every T gate conjugated by Clifford operators as pi4 -rotations around Pauli operators. For benchmarking cir-
cuits like Adder8 and Mod54, T-Optimizer will reduce significantly more T gates than any other circuit optimization
software.
As we learn through the benchmarking result, all these benchmarked quantum circuit optimizers have “sweet
spots” in which their performance has no equal. A unified framework of circuit optimization would be very inter-
esting.
Another avenue of work is to start from the original unitary gate U which may not be exactly represented by
Clifford+T. Many attempts have been made to address this fundamental open question. An algorithm based on
exhausted search was presented in [25]. Given its exponential runtime, it is hard to practically use that for reason-
able small accuracy ǫ. For quantum algorithms based on phase estimations, phase kickback tricks will introduce
ancillary qubits to perform phase gates[26]. The Solovay-Kitaev algorithm and its variants are also well-studied in
literature[27]. The algorithm runs in O(log2.71(1/ǫ)) time and produce a quantum circuit of size O(log3.97(1/ǫ)) to
approximate the desired unitary gate up to accuracy ǫ. In the past several years, several efficient algorithms with
improved circuit size (compared with the Solovay-Kitaev algorithm) have been proposed for single-qubit unitary
approximation[28–31]. For instance, [30] presents an efficient algorithm to achieve T-counts of ∼ 10 + 4 log2(1/ǫ),
which matches the information-theoretic lower bound of K + 3 log2(1/ǫ). However, to efficiently approximate gen-
eral multi-qubit unitary gates, there is still ample room for improvement in circuit size.
Note added: Simultaneously with our results, Kissinger and Wetering demonstrated a method to reduce the num-
ber of T-gates in a quantum circuit by presenting the quantum circuit as a ZX-diagram and then using the phase
teleportation technique[32]. Surprisingly, KW method produces benchmarking results identical to ours and both
methods do not change number or locations of any non-phase gates.
9Benchmark (CNOT-count, T-count) (CNOT-count, T-count) (CNOT-count, T-count) (CNOT-count, T-count)
original after T-par[10, 11] after TOpt[12] after T-Optimizer
Mod 54 [15] (32,28) (48,16) (52,18) (28,8)
VBE-Adder3 [16] (80,70) (114,24) (106,36) (70,24)
CSLA-MUX3 [17] (90,70) (379,62) (176,64) (80,62)
CSUM-MUX9 [17] (196,196) (366,84) (984,76) (168,84)
QCLA-Com7 [18] (215,203) (371,94) (420,135) (186,95)
QCLA-Mod7 [18] (441,413) (813,231)
a (918,305) (382,237)
QCLA-Adder10 [18] (267,238) (648,162) (799,181)
a (233,162)
Adder8 [19] (466,399) (741,213) (749,280)
a (409,173)
RC-Adder6 [20] (104,77) (165,47) (145,59) (93,47)
Mod-Red21 [21] (122,119) (223,73) (168,85) (105,73)
Mod-Mult55 [21] (55,49) (104,35) (104,28) (48,35)
Λ3(X) – [22] (28,28) (52,16) (32,22) (24,16)
– [23] (21,21) (35,15) (26,15) (18,15)
Λ4(X) – [22] (56,56) (96,28) (68,38) (48,28)
– [23] (35,35) (63,23) (42,23) (30,23)
Λ5(X) – [22] (84,84) (134,40) (104,54) (72,40)
– [23] (49,49) (97,31) (60,31) (42,31)
Λ10(X) – [22] (224,224) (332,100) (284,134) (192,100)
– [23] (119,119) (236,71) (150,71) (102,71)
GF(24)-Mult [24] (115,112) (307,68) (549,56) (99,68)
GF(25)-Mult [24] (179,175) (502,115) (1250,85)a (154,115)
GF(26)-Mult [24] (257,252) (660,150) (2449,116)a (221,150)
GF(27)-Mult [24] (349,343) (996,217) (2976,179)a (300,217)
GF(28)-Mult [24] (469,448) (1254,264) (4441,214)a (405,264)
GF(29)-Mult [24] (575,567) (1712,351) (6552,277)a (494,351)
GF(210)-Mult [24] (709,700) (2206,410) (7087,351)a (609,410)
GF(216)-Mult [24] (1837,1792) (6724,1040) (*,*)b (1581,1040)
GF(232)-Mult [24] (7292,7168) (33269,4128) (*,*)b (6268,4128)
GF(264)-Mult [24] (28860,28672) (180892,16448) (*,*)b (24765,16448)
Average Reduction (+142.30%,-41.41%) (+260.32%,-38.00%) (0%c,-42.67%)
Maximum T-count Reduction (+42.50%, -65.71%) (+402.04%,-61.22%) (0%, -71.43%)
aT-count better than reported.
bTOpt’s TODD implementation cannot finish the optimization within 24 hours on a cluster node with Intel(R) Xeon(R) Platinum 8163 CPU @
2.50GHz and 16GB of memory.
cThe difference between our CNOT-count and the original CNOT-count reported in Column 2 is caused by different decompositions of Toffoli
gates. In our optimization procedure, we didn’t further reduce CNOT-count though it looks we did from the numbers here.
TABLE I:We report the CNOT-count and T-count after no optimization (original) and after T-par, TOpt and T-Optimizer
optimizations with no ancillae.
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